My CMS

The IP cores are written on Verilog, they do to have a VHDL instantiation template. I spent way too long getting things to work in my project. They all worked perfect in the demo project. Data changing at 100Mhz, We are supplying 32 bits each time. The SDRAM is at 200Mhz writing 16 bits at…